#3/10.5
Dicing
5-22-02

EL844055512

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Priority Application Serial No. 09/651,815
Priority Filing Date ..... August 30, 2000
Inventor ..... Jerome Michael Eldridge
Assignee ..... Micron Technology, Inc.
Priority Group Art Unit 2813
Priority Examiner ..... Laura M. Schillinger
Attorney's Docket No. MI22-1914
Title: Methods of Forming Void Regions, Dielectric Regions and Capacitor Constructions

INFORMATION DISCLOSURE STATEMENT

References - - See attached Form PTO-1449

In compliance with 37 C.F.R. §§ 1.56, 1.97 and 1.98, your attention is directed to the United States patents and other references listed on the attached Form PTO-1449. No admission is made regarding whether all the submitted references are prior art.

The listed references were cited by, or submitted to, the Office in the parent, co-pending application of the above-identified application. The above-identified application is a divisional application of co-pending Application Serial No. 09/651,815, filed August 30, 2000, upon which the above-identified application relies for a priority date under 35 U.S.C. §120. Such prior disclosure is sufficient for the above-identified application as far as copies of the references are concerned. 37 C.F.R. §1.98(d) and MPEP §609(2). As a courtesy, Applicant submits copies of the cited references for review.

Citation of these references is respectfully requested.

Respectfully submitted,

Date: 1-11-02

D. Brent Kenady
Reg. No. 40,045
Wells, St. John, Roberts, Gregory & Matkin P.S.
601 W. First Avenue, Suite 1300
Spokane, WA 99201-3828
(509) 624-4276